Chip-scale Photonics



Mike Haney Microsystems Technology Symposium March 5, 2007

maintaining the data needed, and c including suggestions for reducing	llection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	ion of information. Send comments arters Services, Directorate for Information	regarding this burden estimate mation Operations and Reports	or any other aspect of the , 1215 Jefferson Davis	nis collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE 05 MAR 2007		2. REPORT TYPE N/A		3. DATES COVERED		
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER		
Chip-scale Photonics				5b. GRANT NUMBER		
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) DARPA				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited				
_	otes ems Technology Syn original document	-	•	on March 5	-7, 2007.	
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	- ABSTRACT UU	OF PAGES 10	RESPONSIBLE PERSON	

Report Documentation Page


Form Approved OMB No. 0704-0188



Photonic information/energy processing



What do we do now with photons?





Photonics at the Chip level



Many functions require complex circuits structures that may benefit from *chip-scale* fabrication techniques.

- Exploit benefits of precise material growth techniques
- Achieve maximum performance, yield, and circuit complexity
- Combine multiple functions on single chip
- Provide means to "get close" to Silicon
- Leverage advantages of lithographic design and fabrication for SCALABILITY in future generations

But

- Make sure advantages are real
 - Use solid metrics to connect technology and system parameters
- Compete with, or "help," Silicon with great trepidation!




The vicious (but lucrative) cycle of Si scaling



Lithography opened path to Scaling:

Sustained value-added cycle due to IP that is magnified by use of

technology platform



Photonics' "tentative" start at chip-scale scaling





Litographic Scaling in Photonics



Intellectual Property (Circuit Design)



Scaling



Drives Technology

So....Will Photonics have an IC-driven scaling pathway?

- Can we leverage the telecom investment and focus on chip-scale applications to drive technology?
- Which Integrated Photonics platforms will emerge?
- How close to the photonic "information density" limits can we get?

AND... Can we go...




- Analog optical signal processing that is scalable and programmable.
- Optical interconnects to enable Silicon scaling
- Optical digital computing as complement to Silicon
- **Computational Sensing** but with **integrated flat form-factor** optics.



Approach: Enrich the "Killer App" domain





APPROVED FOR PUBLIC RELEASE





Photonics Value Proposition



How do we get there?

- Leverage **3 decades+** of FO technology and related devices (e.g. non-linear optics), but for non-transport functions
- Leverage 4 decades+ of lithography-based chip technology
 - What are the PIC technology platforms?
- > Expand 5 decades+ of band-gap engineering
- ➤ Employ "Magic Meta-Materials" based on photonic/ phononic/ electronic/ plasmonic engineered materials
- Exploit a PIC's natural match at interface to outside (photonic) world








PICs enable the future








The PIC Payoff







NEW PHOTORESIST IS SPUN ON WAMER, AND STEPS 2 TO 4 MIC REPEATED Fab-less PIC design

Technology Scaling

Many Killer Applications



APPROVED FOR PUBLIC RELEASE